A HIGHLY RELIABLE 16 OUTPUT HIGH VOLTAGE NMOS/CMOS LOGIC IC WITH SHIELDED SOURCE STRUCTURE

H. Wakaumi, T. Suzuki, M. Salto and H. Sakuma

Microelectronics Research Laboratories, NEC Corporation 4-1-1 Miyazaki, Miyamae-ku, Kawasaki 213, Japan

ABSTRACT

A high voltage MOS IC, which consists of 16 high voltage NMOS transistor array having 400 V, 0.5 A output characteristic and its control CMOS logic, was newly developed. High and low voltage NMOS transistors of the IC are equipped with shielded source structure to realize completely parasitic bipolar effect-free high voltage MOS

Practically, this IC successfully drove a plasma display panel at 200 V, 2 MHz without any parasitic effect and its high operation reliability was verified.

To examine high integration density possibility, parasitic bipolar effects due to the interferences between high and high voltage transistors, low and low voltage transistors, and high and low voltage transistors, were experimentally investigated. As a result, it was confirmed that the "shielded source structure" realizes high density high voltage MOS ICs.

INTRODUCTION

Recently, the cost and size reduction, and display area enlargement of flat display panels, such as PDP, ELD and dot matrix VFD, have been strongly demanded. Driver circuits for these display panels, necessarily have a lot of high voltage circuit outputs. Therefore, the monolithic IC equipped with high voltage transistors and their control logic circuits on the same chip, is essential to meet the above requirement. High voltage planar MOS ICs are thought to be most suited for such an IC, because of its isolation ease and high speed operation.

However, negative resistance breakdown due to parasitic bipolar effect, is known to be observed in a high voltage planar NMOS transistor, a key device for high voltage MOS ICs. Therefore, the high voltage transistor has a narrow ASO (Area of Safe Operation). To solve this problem, a high voltage MOS transistor with parasitic effect-free characteristic, was realized using the proposed "shielded source structure". The

The low voltage logic, for controlling the high voltage transistors, should be CMOS with low power dissipation and large noise immunity characteristic. However, since high resistivity substrate is used to realize high breakdown voltage for the high voltage MOS transistor, latch up phenomena in CMOS logic become easily to occur. Since the latch up is one of parasitic bipolar effect, the shielded source structure will be effective to suppress the latch up.

416 - IEDM 83

This paper describes, a newly developed, 16 output high voltage NMOS/CMOS logic IC without any parasitic effect. This is achieved by adopting shielded source structure. The possibility of realizing even higher integration density IC by using the shielded source structure is also discussed, based on experimental results.

DEVICE STRUCTURE

In the new IC, the shielded source structure, in which the high impurity density p⁺ ground layer entirely covers n⁺ source layer except for the MOS channel plane, is adopted in high voltage NMOS transistors and in low voltage NMOS transistors for CMOS logic, as shown in Fig. 1. Since p⁺ ground layer potential is equal to that for the source (n⁺), even if voltage drop at the substrate due to substrate current occurs, the source junction is not forward-biased. In consequence, the parasitic bipolar effect doesn't occur. These n⁺ source layer and underlying p⁺ ground layer are simply fabricated by As⁺ and B⁺ ion implantations through the same source mask windows in a self-aligned manner.

The IC is made up of 8 input-output buffer circuits, 16 blocks of serial-in/parallel-out shift register, latch, gate and buffer circuit and 16 output high voltage NMOS transistors (Fig. 2). The buffer circuit consisting of 4 stage inverters is designed to have 5 MHz driving capability for the high voltage transistor gate. The high voltage transistor gate. The high voltage transistors are controlled by Output Enable (OE), Toggle (To) and Data (D in1 or D in2) input signals. The CMOS logic includes about 700 low voltage MOS transistors.

EXPERIMENTAL RESULTS

A photomicrograph of the IC is shown in Fig. 3. IC chip size is 6 mm x 6 mm. The IC electrical characteristics are shown in Table 1. High voltage NMOS transistors having 4 µm long, 10.2 mm wide MOS channel and 40 µm long offset gate, can flow 0.5 A drain current at 10 V gate bias, which is a high enough current level to drive a large display area dot matrix AC refresh PDP. The high voltage transistor shows about 400 V drain breakdown voltage in the 0 V to 15 V wide gate bias range without any negative resistance, according to pulse current-voltage measurement. This characteristic is still superior to that for 100-150 µm long offset gate conventional NMOS transistors. The conventional transistors have larger on-resistance and larger chip

16.3

occupation area compared to that for the shielded source Therefore, this structure enables easily realizing high integration density MOS ICs. Drain current-voltage characteristics for the high voltage shielded source transistor are shown in Fig. 4.

CMOS logic with shielded source structure (about 4 µm gate length) operates at 2-30 V power supply voltage range and follows 9 MHz clock frequency at 10 V (Fig. 5) (5-6 MHz clock frequency will be large enough for about 2000 character AC refresh PDP to be driven). CMOS logic power consumption is 21 mW at 10 V, 5 MHz clock frequency, which is much less than the power consumption for an E/D MOS logic (over 100 mW).

If integration density increases further, there is a possibility that logic error operation due to a capacitive coupling noise pulse would occur. By using CMOS configuration in logic, stable logic operation is expected to be obtained due to its large noise margin. The other possibility is that the interferences between high and high voltage transistors, high and low voltage transistors, and low and low voltage transistors due to a substrate current, would occur. The substrate current will be caused by low and high voltage transistor's avalanche phenomena, p-n junction's (for example, drain junction for CMOS logic) forward-biasing resulting from capacitive coupling noise pulse and surge voltage.

For example, a large quantity of electrons injected into the substrate diffuse to a certain high voltage likely to lead this transistor to transistor and are negative resistance breakdown by causing the parasitic bipolar transistor to turn on. To investigate such a parasitic bipolar effect, the following experiment was made. In a high voltage transistor biased at a lower voltage than its breakdown voltage, electrons are injected from an adjacent high voltage transistor's drain junction into the substrate, by forward-biasing. These electrons enter into the transistor drain depletion layer and cause avalanche breakdown. As a result, a large quantity of holes are injected into the substrate and cause voltage drop at the substrate. According to the experiment, a conventional transistor showed parasitic bipolar action in low injection current in spite of at lower electric field than that of breakdown, whereas the shielded source transistor didn't show negative resistance breakdown, even at experimentally observable 450 mA injection current level.

Also, there is a possibility that latch up might occur in CMOS logic due to the substrate current. Since high voltage MOS IC uses high resistivity substrate, parasitic lateral npn transistor's base resistance, or the substrate resistance, is high, as mentioned previously. Therefore, when the substrate current causes enough voltage drop at the substrate resistance to make n-channel transistor source junction forward-bias, latch up occurs. In order to investigate such a parasitic bipolar effect, CMOS ability to withstand latch up was experimented upon. The conventional CMOS with 20 µm parasitic lateral npn transistor base (p⁻ substrate: NA= 6 x 10¹⁴ cm⁻³) width LM, results in latch up phenomena, as shown in Fig. 6; at 6 mA parasitic vertical pnp transistor base (n-well region) injection current level, 10 V collector-emitter bias voltage. As compared with this characteristic, the CMOS with shielded source structure doesn't show latch up, even at 300-350 mA base injection current level. The reason is

that current gain an for the parasitic non transistor in the shielded source structure is less than 3×10^{-7} . These experimental investigations show that higher integration density IC will be realized.

The fabricated ICs in 28 pin ceramic packages were applied in a plasma display scan driver. The ICs successfully drove the panel at 200 V, 2 MHz without any parasitic effect and any logic operation error due to a capacitive coupling noise pulse (Fig. 7). As a result, in a practically usable high voltage IC since parasitic bipolar action was effectively suppressed by using the shielded source structure, the high IC reliability was confirmed.

CONCLUSION

A 16 output high voltage NMOS/CMOS logic IC, designed for driving an AC refresh PDP, was developed using shielded source structure for its NMOS tansistors, to realize completely parasitic effect-free high voltage MOS

Practically, the IC succeeded in driving an AC refresh PDP and its high reliability was verified.

Parasitic effects due to the interferences between high and high voltage transistors, low and high voltage transistors, and low and low voltage transistors in this IC, were experimentally investigated.

These results indicate that much higher packing density, but still a parasitic effect-free high voltage NMOS/CMOS logic IC, will be realized using shielded source structure.

ACKNOWLEDGEMENT

The authors wish to thank Drs. K. Ayaki and H. Kato for their continuous encouragement and T. Aizawa and K. Hirata for their technical assistance.

REFERENCES

- [1] K. Fujii et al., "400 V MOS IC for EL Display," ISSCC Digest of Technical Papers, p.46, Feb., 1981.
- S.A. Buhler et al., "Integrated High-Voltage/Low-Voltage MOS Devices," IEDM Technical Digest, .259, Dec., 1981.
- [3] B. Weir, "Integrated High-Votlage Driver Circuits in Gate Array Form," SID 1982 Digest, p.268.
 [4] I. Yoshida et al., "Thermal Stability and Secondary Breakdown in Planar Power MOSFET's," IE³ ED, Vol. ED-27, No.2, p.395, Feb., 1980. H. Sakuma et al., "Parasitic Effect-Free, High
- Voltage MOS ICs with Shielded Source Structure," IEDM Technical Digest, p.254, Dec., 1982.
- [6] H. Sakuma et al., "Parasitic Effect Free, High Voltage NMOS/CMOS Logic ICs with Shielded Source Structure," Technical Report of IECE, ED 83-8, Apr., 1983.




Fig.1 Cross sectional view of high voltage MOS IC with low voltage CMOS logic circuit. Both high and low voltage NMOS transistors have shielded source structure consisting of an upper nt source layer entirely shielded by a lower p+ ground layer.





Fig.2 16 output high voltage MOS IC blockdiagram. Logic circuit is composed of serial-in and parallel-out shift registers, latches, gates and buffers.



16 output high voltage MOS IC photomicrograph. Chip size is 6 mm x 6 mm.






Fig.4 I-V characteristic for high voltage NMOS transistor with shielded source structure, which shows about 400 V drain breakdown voltage.








Table 1 Typical 16 output high voltage MOS IC characteristics. CMOS logic circuit can operate in wide power supply voltage range. High voltage NMOS transistor doesn't show any parasitic bipolar effect for wide gate bias range from 0 V to 15 V.

Fig.6 Base noise current at latch up. (a) For conventional CMOS. (b) For CMOS with shielded source structure. Conventional CMOS shows latch up at 6 mA base injection current level, 10 V collector-emitter bias voltage, whereas CMOS with shielded source structure doesn't show latch up phenomena, even at 350-400 mA.




Fig. 5 16 stage shift register's input and output waveforms at 9 MHz clock frequency, 10 V. Shift registers operate up to 12 MHz, at 20 V.




Fig.7 High voltage output waveform, when plasma display panel is driven by the 16 output high voltage MOS IC at 200 V, 2 MHz.

16.3

IEDM 83 - 419

A HIGHLY RELIABLE I6 OUTPUT HIGH VOLTAGE NMOS/CMOS LOGIC IC WITH SHIELDED SOURCE STRUCTURE

H. Wakaumi, T. Suzuki, M. Saito and H. Sakuma

Microelectronics Research Laboratories, NEC Corporation 4-1-1 Miyazaki, Miyamae-ku, Kawasaki 213, Japan

ABSTRACT

A high voltage MOS IC, which consists of 16 high voltage NMOS transistor array having 400 V, 0.5 A output characteristic and its control CMOS logic, was newly developed. High and low voltage NMOS transistors of the IC are equipped with shielded source structure to realize completely parasitic bipolar effect-free high voltage MOS

Practically, this IC successfully drove a plasma display panel at 200 Y, 2 MHz without any parasitic effect and its high operation reliability was verified.

To examine high integration density possibility, parasitic bipolar effects due to the interferences between high and high voltage transistors, low and low voltage transistors, and high and low voltage transistors, were experimentally investigated. As a result, it was confirmed that the "shielded source structure" realizes in density high voltage MOS ICs.

INTRODUCTION

Recently, the cost and size reduction, and display area enlargement of flat display panels, such as PDP, ELD and dot matrix VFD, have been strongly demanded. Driver circuits for these display panels, necessarily have a lot of high voltage circuit outputs. Therefore, the monolithic IC equipped with high voltage transistors and their control logic circuits on the same chip, is essential to meet the above requirement. High voltage planar MOS ICs are thought to be most suited for such an IC, because of its isolation ease and high speed operation [3]

However, negative resistance breakdown due to parasitic bipolar effect, is known to be observed in a high voltage planar NMOS transistor, a key device for high voltage MOS ICs. [1] Therefore, the high voltage transistor has a narrow ASO (Area of Safe Operation). To solve this problem, a high voltage MOS transistor with parasitic effect-free characteristic, was realized using the proposed "shielded source structure". [5 M.4]

The low voltage logic, for controlling the high voltage transistors, should be CMOS with low power dissipation and large noise immunity characteristic. However, since high resistivity substrate is used to realize high breakdown voltage for the high voltage MOS transistor, latch up phenomena in CMOS logic become easily to occur. Since the latch up is one of parasitic hipolar effect, the shielded source structure will be bipolar effect, the shielded source structure will be effective to suppress the latch up.

This paper describes, a newly developed, 16 output high voltage NMOS/CMOS logic IC without any parasitic effect. This is achieved by adopting shielded source structure. The possibility of realizing even higher integration density IC by using the shielded source structure is also discussed, based on experimental results.

DEVICE STRUCTURE

In the new IC, the shielded source structure, in which the high impurity density p+ ground layer entirely covers no source layer except for the MOS channel plane, is adopted in high voltage NMOS transistors and in low voltage NMOS transistors for CMOS logic, as shown in Fig. 1. Since pt ground layer potential is equal to that for the source (nt), even if voltage drop at the substrate due to substrate current occurs, the source junction is not forward-biased. In consequence, the parasitic bipolar effect doesn't occur. These n't source layer and underlying p⁺ ground layer are simply fabricated by As⁺ and B⁺ ion implantations through the same source mask windows in a self-aligned manner.


The IC is made up of 8 input-output buffer circuits, 16 blocks of serial-in/parallel-out shift register, latch, gate and buffer circuit and 16 output high voltage NMOS transistors (Fig. 2). The buffer circuit consisting of 4 stage inverters is designed to have 5 MHz driving capability for the high voltage transistor gate. The high voltage transistors are controlled by Output Enable (OE), Toggle (To) and Data (D in i or D in2) input signals. The CMOS. logic includes about 700 low voltage MOS transistors.

EXPERIMENTAL RESULTS

A photomicrograph of the IC is shown in Fig. 3. IC The IC electrical chip size is 6 mm x 6 mm. characteristics are shown in Table 1. High voltage NMOS characteristics are shown in Table 1. High Voltage NMOS translators having 4 µm long, 10.2 mm wide MOS channel and 40 µm long offset gate, can flow 0.5 A drain current at 10 V gate bias, which is a high enough current level to drive a large display area dot matrix AC refresh PDP. The high voltage translator shows about 400 V drain breakdown voltage in the 0 V to 15 V wide gate bias range without any negative resistance, according to pulse current-voltage measurement. This characteristic is still superior to that for 100-150 µm long offset gate conventional NMOS transistors. The conventional transistors have larger on-resistance and larger chip

16.3

- IEDM 83



CH1973-7/83/0000-0416 \$1.00 © 1983 IEEE

occupation area compared to that for the shielded source Therefore, this structure enables easily transistor. realizing high integration density MOS ICs. Drain current-voltage characteristics for the high voltage shielded source transistor are shown in Fig. 4.

CMOS logic with shielded source structure (about 4 µm gaze length) operates at 2-30 V power supply voltage range and follows 9 MHz clock frequency at 10 V (Fig. 5) (5-6 MHz clock frequency will be large enough for about 2000 character AC refresh PDP to be driven). CMOS logic power consumption is 21 mW at 10 V, 5 MHz clock frequency, which is much less than the power consumption for an E/D MOS logic (over 100 mW).

If integration density increases further, there is a possibility that logic error operation due to a capacitive coupling noise pulse would occur. By using CMOS configuration in logic, stable logic operation is expected to be obtained due to its large noise margin. The other possibility is that the interferences between high and high subtrace translature blick and low voltage translature and voltage transistors, high and low voltage transistors, and low voltage transistors due to a substrate current, would occur. The substrate current will be caused by low and high voltage transistor's avalanche phenomena, p.n. junction's (for example, drain junction for CMOS logic) forward-biasing resulting from capacitive coupling noise pulse and surge voltage.

For example, a large quantity of electrons injected into the substrate diffuse to a certain high voltage transistor and are likely to lead this transistor to transistor and are likely to lead this transistor to negative resistance breakdown by causing the parasitic bipolar transistor to turn on. To investigate such a parasitic bipolar effect, the following experiment was made. In a high voltage transistor biased at a lower voltage than its breakdown voltage, electrons are injected from an adjacent high voltage transistor's drain junction into the substrate, by forward-biasing. These electrons enter into the transistor drain depletion layer and cause voltage are injected into the substrate and cause voltage holes are injected into the substrate and cause voltage drop at the substrate. According to the experiment, a conventional transistor showed parasitic bipolar action in low injection current in spite of at lower electric field then that of breakdown, whereas the shielded source transistor didn't show negative resistance breakdown, even at experimentally observable 450 mA injection

Also, there is a possibility that latch up might occur in CMOS logic due to the substrate current. Since high voltage MOS iC uses high resistivity substrate, parasitic voltage MOS iC uses high resistivity substrate, parasitic lateral npn transistor's base resistance, or the substrate resistance, is high, as mentioned previously. Therefore, when the substrate current causes enough voltage drop at the substrate resistance to make n-channel transistor source junction forward-bias, latch up occurs. In order to investigate such a parasitic bipolar effect, CMOS ability to withstand latch up was experimented upon. The conventional CMOS with 20 µm parasitic lateral npn transistor base (p- substrate: NA= 6 x 10¹⁴ cm⁻³) width LM, results in latch up phenomena, as shown in Fig. 6, at 6 mA parasitic vertical pnp transistor base (n-well region) injection current level, 10 V collector-emitter bias voltage. As compared with this characteristic, the CMOS with shielded source structure doesn't show latch up, even with shielded source structure doesn't show latch up, even at 300-350 mA base injection current level. The reason is

that current gain α_n for the parasitic non transistor in the shielded source structure is less than 3×10^{-7} . These experimental investigations show that higher integration density IC will be realized.

The fabricated ICs in 28 pin ceramic packages were ed in a plasma display scan driver. The ICs applied in a plasma display scan driver. The ICs successfully drove the panel at 200 Y, 2 MHz without any parasitic effect and any logic operation error due to a capacitive coupling noise pulse (Fig. 7). As a result, in a practically usable high voltage IC, since parasitic bipolar action was effectively suppressed by using the shielded source structure, the high IC reliability was confirmed.

CONCLUSION

A 16 output high voltage NMOS/CMOS logic IC, designed for driving an AC refresh PDP, was developed using shielded source structure for its NMOS tansistors, to realize completely parasitic effect-free high voltage MOS

Practically, the IC succeeded in driving an AC refresh PDP and its high reliability was verified.

Parasitic effects due to the interferences between high and high voltage transistors, low and high voltage transistors, and low and low voltage transistors in this IC, were experimentally investigated.

These results indicate that much higher packing density, but still a parasitic effect-free high voltage NMOS/CMOS logic IC, will be realized using shielded source structure.

ACKNOWLEDGEMENT

The authors wish to thank Drs. K. Ayaki and H. Kato for their continuous encouragement and T. Alzawa and K. Hirata for their technical assistance.

REFERENCES

- [1] K. Fujii et al., "400 V MOS IC for EL Display,"
 ISSCC Digest of Technical Papers, p.46, Feb., 1981.
 [2] S.A. Buhler et al., "Integrated High-Voltage/Low-Voltage MOS Devices," IEDM Technical Digest, p.279, Dec., 1981.
 [3] B. Weir, "Integrated High-Votiage Driver Circuits in
- Gate Array Porm," SID 1982 Digest, p.268.

 [4] L Yoshida et al., "Thermal Stability and Secondary Breakdown in Planar Power MOSFET's," IE³ ED, Vol.
- ED-27, No.2, p.395, Feb., 1980.

 H. Sakuma et al., "Parasitic Effect-Free, High Yoltage MOS ICs with Shielded Source Structure," IEDM Technical Digest, p.254, Dec., 1982.

 H. Sakuma et al., "Parasitic Effect Free, High Yoltage NMOS/CMOS Logic ICs with Shielded Source Structure," Technical Report of IECE, ED 83.2. Apr., 1923. 83-8, Apr., 1983.

16.3

IEDM 83 -- 417

ECCACONADO




Fig.1 Cross sectional view of high voltage MOS IC with low voltage CMOS logic circuit. Both high and low voltage NMOS transistors have shielded source structure consisting of an upper n⁺ source layer entirely shielded by a lower p⁺ ground layer.





Fig.2 16 output high voltage MOS IC blockdlagram. Logic circuit is composed of serial-in and parallel-out shift registers, latches, gates and buffers.



16 output high voltage MOS IC photomicrograph. Chip size is 6 mm x 6 mm.




Fig.4 NMOS 1-V characteristic for high voltage transistor with shlelded source structure, which shows about 400 V drain breakdown voltage.

16.3

418 — IEDM 83

High Voltage	MOS Tr
BVDSS	400 V
(at Io<100 µA) Ron	30 ∩
(at Vg=10V)	
l ps (at Vg =10V)	0-5 A
Low Voltage Lo	gic Circuit
fclock max (at Vpp=10 V)	9 мн≆
YDD	2V~30 V
P_o (at $V_{DD}=10V$,	21 mw
fclock=5MHz,CL=15pg	

(a)

Fluid	C			
In	P	P	In	P
n-well	P			




Table 1 Typical 16 output high voltage MOS IC characteristics. CMOS logic circuit can operate in wide power supply voltage range. High voltage NMOS transistor doesn't show any parasitic bipolar effect for wide gate bias range from 0 V to 15 V.

Fig.6 Base noise current at latch up. (a) For conventional CMOS. (b) For CMOS with shielded source structure. Conventional CMOS shows latch up at 6 mA base injection current level, 10 V collector-emitter bias voltage, whereas CMOS with shielded source structure doesn't show latch up phenomena, even at 350-400 mA.




Fig.5 16 stage shift register's input and output waveforms at 9 MHz clock frequency, 10 V. Shift registers operate up to 12 MHz, at 20 V.







Fig.7 High voltage output waveform, when plasma display panel is driven by the 16 output high voltage MOS IC at 200 Y, 2 MHz.

16.3

IEDM 83 - 419







DX 56

82CH1832-5

international ELECTRON **DEVICES** meeting

1982

SAN FRANCISCO, CA December 13-14-15

> Late News! Page 785

Sponsored by Electron Devices Society of IEEE

Case No. <u>04-1371-JJF</u> DEFT Exhibit No. DX 56 **Date Entered** Signature



CARLON INSTRUME FOR S. T. L. IL. R. C. C.

JUN 2 2 1983

C. N. R. C. Institut canadien de l'Ast.

> TK 7870 I611 1982 C.I



1982 International Electron Devices Meeting TECHNICAL DIGEST

International Electron Devices Meetings

International Electron Devices Meeting; Technical pro-

New York, Institute of Electrical and Electronics Engineers.

v. Hist 23 cm: anaugl.

spansored by the IEEE Electron Devices Meetings for Graifi includes supplements.

1. Electronic apparatus and appliances Congresses. I. Insti-lute of Electrical and Electronics Engineers. IL Institute of Elec-trical and Electronics Engineers. Electron Devices Group.

TK7801.153

621.381'028

Library of Congress

Papers have been printed without editing as received from the authors.

All opinions expressed in the Digest are those of the authors and are not binding on The Institute of Electrical & Electronics Engineers, Inc.

Publication of a paper in this Digest in no way is intended to preclude publication of a fuller account of the paper elsewhere.

Copies of available volumes of this Digest may be obtained from The Institute of Electrical & Electronics Engineers, Inc., 445 Hoes Lane, Piscataway, N.J. Library of Congress Catalog Card Number: 78-20188.

Copyright and Reprint Permissions: Abstracting is permitted with gradit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that earry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 21 Congress St., Salam, MA 01970. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint of republication permission, write to Director, Publishing Services, [EEE, 345 E. 47 St., New York, NY 10017. All rights reserved. Copyright © 1982 by The Institute of Electrical and Electronics Engineers, Inc.

WELCOMING STATEMENT FROM THE GENERAL CHAIRMAN

Welcome to the 1982 International Electron Devices Meeting, the international forum for the presentation of latest results of research and development in electron devices! For the first time this meeting is being held in San Francisco in response to the growing geographical base of IEDM participation. In the future the location of the IEDM will alternate between Washington, D.C. and San Francisco.

This meeting, in its 28th year, has and continues to reflect the dramatic growth and pervasiveness of a broad spectrum of electron devices. It has provided the setting for both the exchange and birth of new ideas fueling electronics progress. Both the technical and the international breadth of this conference are evidenced by the program this year which contains 188 contributed papers selected from the 425 submitted abstracts from 17 countries around the world. These papers comprise 29 sessions in six major categories: Solid State Devices: Detectors, Sensors, and Displays; Quantum Electronics and Energy Conversion Devices; Device Technology; Integrated Circuits; and Electron Tubes. In addition, the three areas of Device Technologies for High Speed Logic, Integrated Power Devices, and Automation in Semiconductor Fabrication, are highlighted in the Plenary Session. These areas are further examined in four concurrent panel sessions Tuesday evening which cover: Bipolar and MOS Technology: Choices for VLSI Applications; the Silicon Foundry: Myth or Reali-



Al F. Tasch, Jr. General Chairman



Michael Adler Technical Program Chairman

ty; High Voltage Integrated Circuits: Applications and Technology; and High-Speed Devices and Technology.

An emerging development made possible by the broad electronics progress in the last quarter century, and destined to have a major impact on our society, is the use of robots. The robotics revolution will be addressed by our Tuesday luncheon speaker, Dr. David Nitzan, Director of Robotics Development at SRI International.

I congratulate the Conference Committee for the outstanding job they have done in planning and organizing the 1982 IEDM, and on behalf of the IEEE Electron Devices Society. which sponsors the IEDM, I want to extend my sincere appreciation for their dedicated professional efforts. In addition, the authors are to be commended for their efforts towards technical excellence in their papers. It is with pleasure that I welcome them and all attendees to the 1982 International Electron Devices Meeting.

> Al Tasch General Chairman

TABLE OF CONTENTS

ieda	f12		SESSION 3: Device Technology—Insulators and Isolation	41
PLE	NARY SESSION: Invited Papers	1 -	Monday, December 13, 1:00 p.m.:	
	iy, Dicember 19, 9,00 a.m. mini Ballroom		Conquented Ballooms 4 & 5 Co-Chairmen: R.B. Fair	•
	naire M. Adler		F. Schweitmann!	ı.
	INTRODUCTION		LOO D.M. INTRODUCTION	
	DEVICE TECHNOLOGY COMPARISON IN THE CON- TEXT OF LARGE SCALE DIGITAL APPLICATIONS, LC. McGroddy and P.M. Soldmon, IBM T.J. Walson Respond Center, Yorkiown Heights, NY	2	195 p.m. 39 NYPRIDED OKIDES FOR THIN CATE DIELECTRICS IN MOS DEVICES (through Paper), H. Cranoles, S.S. Wong, T.W. Eknedt, C.G. Sodan, S.H. Kwan, K.H. Jackson, and	
1,2	INTEGRATED POWER DEVICES, J. Tihányi, Siemens AG. Munich, GERMANY	6	L. Martinez-Hewlett Packard Laboratories, Palo Alto, CA 1:30 p.m.	42
ij	AUTOMATION IN SEMICONDUCTOR MANUFACTUR- ING, T. Makingto and H. Ragatomo, Musashi Works, Hinchi, 11d., Fokyo, JAPAN	ir '	32 RELIABILITY OF THIN SIO, FILMS SHOWING INTERIORS SIC DELECTRIC INTEGRITY, Y. Hokari, T. Hara, and N. Kawamira, Nipron Electric Company, Lad., Kawasaki, JAPAN	: 48.
		·-	135 peni. 3.3 MOSSET DEGRADATION DUE TO STRESSING OF THEN OXIDE, MS. Ling, V.T. Yeow, G. Chang, C. Hu, and R.W. Boderen University of Conforma, Berkeley, CA	5 0 .
	SION-22 Electron Tubes—Traveling Wave Tubes lay, December 12, 1:00 p.m.	17	7.20 p.m. 3.4 INTELLERGE OF THE STATE OF POLYSLACON/	
	hiện tại Balloóm 1,23 hug niên: D. Zavadil J. Dayton		SILICON DIOXIDE INTERFACE ON MOS PROPERTIES, N. LIGHT, and S. Engl., Bell Laboratories, Muntay. Hill. M.	5 4
£300.	o.m. Introduction	-	2.45-p.m. 3.5 AN ISOLATION TECHNOLOGY FOR HIGH PERFOR- MANCE PROLAR MEMORIES 10P-II, H. 6565,	
1:03. 2.1	SOME STRERISHNE HELICAL INTERACTION CIR- CUITS MAY HASTEN MILLIMETER WAVES (Invited Paper), E.M. Philips, Lindo Industries, San Carlos, CA	18.	T. Takütti, R. Atic, Y. Kapathe, R. Dami, and M. Tanaka, Fujisu Liquied, Rawasiki, IAPAN 3:10 p.m.	58
1:30 1:2		22	3.6 U.GRÓOVE ISOLATION TECHNIQUE FOR HIGH SPEED RIPOLAR VESES A. Hayasaka, Y. Tamaki, and M. Kawamira, Hitachi, Lul., Tokyo, LAPAN, K. Orive, Device Development Center, Tokyo, JAPAN, and S. Ohwaki, Tahasaki Works, Gumma, JAPAN	62
1:35	NEW DEVELOPMENTS IN GRIBDED COUPLED CAV- ITY MILLIMETER-WAYE EWIS, I.A. Davis, and I.P. Vaszari, Hughes Alterufi Company, Torrance, CA	23	3:35 p.m. 3.7 DETECTION OF THE EXTENT OF THE LASER DAM- AGED GEFFERING EFFECT USING NONDESTRUC- TIVE SURFACE ACQUISTIC WAVE TECHNIQUE. B. Davan, and P. Das, Reuselge, Polytechnic Institute, Troy, NY, and K. Yang and W. A. Westdorg, IBM, East Fish-	•
120 2.4	SUPPRESSION OF SPURIOUS MODES IN HIGH POWER TRAVELLING WAVE TURES, E. Glass, Semens AG, Munchen, WEST GERMANY	27	MIL IV	66
2:45 2.5	THREE OCTAVES WITH ONE TWT, LP. Rymes, and M.J. Cascone, Varian Associates, Incorporated, Palo Alto, CA	30	SESSION 4: Solid State Devices—High	
3:10 2:6	p.m. GRIDDED PIERCE GUN DESIGN AND THE PAM TOGUSSING OF BEAMS FROM GRIDDED ELECTRON		Voltage Integrated Circuits Monday, December 13, 100 p.m.	71
	GUNS, R. Tine, Litton Industries, San Cailos, CA	32	Continental Bállrooms 5,7,8, & 9 Co-Chairmen: K: Kataeka W. Hunter	
2,7	A DIAGNOSTIC TECHNIQUE FOR EVALUATION OF CATHOOC EMISSION PERFORMANCE AND DEFECTS IN VEHICLE ASSEMBLY, M.I. Cattelino, G.V. Miram, and W.R. Ayers, Varian Associates, Incorporated, Pato Alto,		1:00 p.m. INTRODUCTION	•
	CA	36	1.05 p.m. 4.1 A 1000V HIGH YOUTAGE P-CHANNEL DSAMOS-IC. K. Nakagawa, T. Ashida, H. Takeuchi, and K. Fujii. Shorp Corporation, Nana, IAPAN	172
			1:30 p.m. 4.2 HIGH VOLTAGE NMOS SWITCHING ARRAY WITH ACTIVE PULL-UPS AND LOW VOLTAGE ADDRESS-ING LOGIC, S.A. Buhler, R.A. Martin, D.L. Heald, and R.S. Ronen, Xerox Corporation, El Segundo, CA	7,6.

•			
1:55 g.m. 1.3 INFEGRATED HIGH AND LOW YOLTAGE CMOS TECHNOLOGY, V. Rumennik, and D.L. Heald, Xerox Cor-			1 31
poration, Playa del Rey, CA	77	Monday, December 13, 1:00 p.m. Hilton Plaza	
220-p.m. A. HIGH-VOLTAGE DRIES AND PMOS IN ANALOG IG'S, A.W. Ludikhuze, Philips Research Cabaratories, Eind- hoven, NETHERLANDS.	8 1	Co-Chairmen: A.J. Lenis. P.R. Bant 1:00 p.m.	
245 p.m. 4.5 MONOLITHIC HIGH VOLVAGE GATED DIODE CROSSPOINT ARRAY IC, H. Weston, H.W. Becke, I.E. Bertheld, I.C. Gamaid, A.R. Hartman, J.E. Kohl, M.A. Shibis, R.K. Shibis, and Y.H. Wong, Bell Laboratories, Murgar Hill, No.	85 '	INTRODUCTION 1:05-p.m. 6.1 AN INTRARED: DETRCTOR: WITH INTEGRATED SIGNAL PROCESSING (indied Paper); C.T. Elliott, Royal	132
J. 10 p.m. 4.6 A 200 Y. COMPLEMENTARY VERTICAL BIPOLAR PRO- CESS WITH COMPATIBLE LOGIC, J.D. Beasom, Harris Semiconductor, Mellourne, FL	39	1:30 p.m. 6.2 MBE GROWTH OF CA. Hg., TE-FOR INFRANCO DETECTION DEVICES, I.P. Fauric, A. Millon, I.L. Tissot, and C. Luciss, Laboratoles Infrarouge, Grenoble, Extles, FRANCE	136
335 pm. 3.7 A SOLID STATE CURRENT SENSE FOR HIGH EUR- RENT EPI BASE POWER TRANSISTORS, R.S. Wrathall, and S.P. Robb, Motorola, Inconformed, Phoenix AZ	92	135 p.m. 63 THE INTILIENCE OF MICROSTRUCTURE ON THE IMPEDANCE CHARACTERISTICS OF the Color MIS DEVICES. A.J. Solidos, and L. Colombo, Texas the invineus liconomitted, Dallas, T.S.	珣
SESSION 5: Integrated Circuits—Advanced		7-20 p.m. 6.4 CAPACITANCE TRANSIENT ANALYSIS OF (ligid) Te MIS STRUCTURES, N.M. Hartle, and P.H. Zimmermann, Honeywell Electro-Optics Operations, Lexington, MA	141;
Integrated Structures Monday, December 13, 1200 p.m.	97	7. U.S.	
Imperial Baltraom. Go-Chairmen: B. Hoefflinget. S. Kohyama. 1:00 p.m.	•	2-45 p.m. 6.5 A NEW MONOISTHIC N-CHARNEL HeCAT- IRCCD ARRAY, T.L. Kodi, E.M. Gerardis, and R.D. Thom, Spina Barbara. Research. Center, Golera, CA and W.E. Miller, NASA, Hampton, VA	.145.
INTRODUCTION LOTPON 5. F VILTRATHIN GATE OXIDE CHARACTERISTICS AND MOSZYLSI SCALING IMPLICATIONS, Y.P. Han, J. Mizz, T. Mozdzei, T. O'Rock, J. Binto, and R. Worley,		3:10 p.m. 6:6 Higgste GCD AREA ARRAYS FOR INFRARED IMAG- ING. IN THE 3-5 im SPECTRAL REGION, A.A. Cederberg, and S.R. Borrello, Texas Instruments Incor- porated, Dallas, TX	149
MOSTER Corporation, Carrollion, TX 130 p.m. 52. THE REFECT OF THIN GATE DIELECTRICS ON SCAL- ING MOS DEVICES; C.G. Sodini, and J.L. Moll, Hewlett	-98.	5.35 p.m. 6.7 INFRARED SENSING CHARGE IMAGING MATRIX, H.B. Morris, A. Stamons, R.A. Schebel, and S.R. Borrello, Texas Instruments Incorporated, Dallas, TX.	153
Prickaid Luboratories, Pato Alto, CA 1:55: p. fi. 52: NOVEL SOFCMOS DESIGN USING UCIRA THIN NEAR INTRINSIC SUBSTRATE, S.D.S. Malla, H.W. Lam, and R.F.: Pinizzona, Telas Instruments Incorporated, Dullas, TX and A.H. Handi and F.D. McLantel, North Texas State	103	4:00 p.m. 6.8 IISI SCHOTTEN BARRIER DIODES FOR INFRARED DETECTION, P.W. Pellegrini, A. Golubovic, C.E. Lodington, and M.M. Wecks, Rome Air Development Center, Hanscom AFB, MA	157
2.20 p.m. A FOLDING PRINCIPLE FOR GENERATING THREE- BIMENSIONAL MOSFET DEVICE STRUCTURES IN BEAM-RECRYSTALLIZED POLYSILLON FILMS, LT.	107	SESSION 7: Solid State Devices—III-V Device	161.
Gibbons, and K.F. Lee, Stanford University, Stanford, CA 2:45 p.m. 5.5 A HIGH SPEED SIGNAL PROCESSOR BY DEVICE SCALING, H. Goto, T. Okazawa, T. Nukiyama, and K. Tskemae, Nippon Electric Company, LTD., Kanagawa, PAPAN	115	Monday, December 15, 3:00 p.m. Pacific Room Co-Chairmen: C.F. Krumm M.C. Driver	
3-10 p.m. 3. NOVEL BRO SERUCTURE FOR LOW VOLTAGE OPERATION, M. Rich, M. Shikata, T. Godara, T. Kimura, H. Okhi, and S. Arita, Matsushita Electronics Corporation, Kyvio, JAPAN		1:00 p.m. INTRODUCTION 1:03 p.m. 7.1 A HIGH-YIELD GAAS MSI DICKTAL IC PROCESS, A. Rode, A. McCamant, G. McCarmack, and W. Vetanten, Telizoniz Incorporated, Beaverton, OR	162
133 p.m. 5,7 COEFFICIENT ACGURACY FOR CDD PACKET SPLIT- TING TECHNIQUES, S.S. Bencuya, A.J. Stocki, Rensselver Polytechnic Institute, Prop. N Fund T.L. Vogelsong, General Electric Company, Schenetady, NY	123	1:30 p.m. 1:30 p.m.	
4:00p.m. 3.3 A: HIGH-Q BANDPASS FILTER DEMONSTRATING CHARGE DOMAIN TECHNOLOGY, T.L. Vogelsong, J.J. Tiemain, General Electric Company, Schenectady, NY, and A.J. Steckl. RPI. Troy, NY	127	1:55 p.m. 7.3 INFRARED ELASH ANNEALING FOR FABRICATING GAAS MESFETS, M. Rutubara, H. Köhzu, and Y. Taka-yama, Nippon Electric Company, LTD., Kawasaki, JAPAN	•

2:20 p.m.		9:55 a.m.	
7.4 STABLE HIGH TEMPERATURE TANTALUM SILICIDE. SCHOTTIKY BARRIER ON GALLIUM ARSENIDE, W.F. Tseng. and A. Christou, Naval Research Laboratory.		9.3 THE SWAMI A DEFECT FREE AND NEAR ZERO BIRD'S BEAK LOCAL OXIDATION PROCESS AND ITS APPLICATION IN VLSI TECHNOLOGY, K.Y. Chur.	
Washington, DC	174	R. Fang, J. Lin, and J.L. Moll, Hewlett Packard Luboratories, Palo Alto, CA and C. Lage, S. Angelos, and R. Tillman, Hewlett Packard Company, Cornalis, OR	LAÈ.
THE THIANCULAR BARRIER SWITCH, E.E. Napar,		16:20 a.m.	
J.A. Barnard, S.C. Palmaterr, and L.F. Eastman, Cornell University, Ithaca, NY	177	9.4 STRESSES IN LOCAL OXIDATION, D. Chin, R.W. Dutton, Stanford University, Stanford, C.A. and S. Y. On and J.L. Moll, Hengen-Backard Laboratories, Palo Alto, C.A. and S. W.	
TION TRANSISTOR FOR HICK-TEMPERATURE ELEC-		Hu, IBM, East Fishkill, NY	28.
TRONIC APPLICATIONS, T.E. Zippetian, and L.R. Dawson, Sandia National Laboratories, Albuquerque, NM	181	10:45 g.m. 9.5 A FULLY RECESSED FIELD ISOLATION TECH- NOLOGY USING PHOTOCHEMICAL ASSISTED CVD OKIDE, LY. Chen, R.C. Benderson, Hughes Arctall Com- pany, Culver City, CA and J.T. Hall and E.W. Yee, Rughes Aircraft Co., El Segundo, CA	33
SESSION 6: Electron Tubes—Microwave Tube Theory and Technology	185	11:10 s.m.	-
Tuesday, December 14, 9:00 a.m. Commental Ballroom 1, 2, 3		Herlett-Packard Enboratories: Palo Alto, CA and H. Momose, and Y. Nagakubo, Toshiba Gorporation, Kavia-	37
Co-Chairmen: N. Dionne P. Varnish		11:25 9:m	# ·
		of NOVEL REVICE ISOLATION TECHNOLOGY WITH	
9:00 km. INTRODUCTION 9:05 km.	* .	SELECTIVE EXPITAXIAL GROWTH, N. Endo, K. Tan- no; A. Ishinan, Y. Kurogi, and H. Tsuya, Wippon Electric Company, Etd., Kawasaki, JAPAN	i41 ⁻
SPACE TUBES—A MAJOR CHALLENGE (Invited Paper). H.G. Kosmahl, Levis Research Cause, Cleveling, Olf	186		·
#10 a.id. #2 Extremely high power kt vetrons for parti-	•	the second section is a second second second second second	
CER ACCREERATORS, & Bastlen, G. Faillon, and M. Simon, Thomson-CSF Electron Tube Division, Bouldgue-	19 0	Folitize Desiree and a series	245
Billancourt Cedex, FRANCE	130	Tuesday, December 14, 9:00 a.m. Conincental Bellecoms 6,7,8,9	
AM ANALOGUE OF THE ELECTRON INTERACTION IN A DISTRIBUTED EMISSION TYPE CROSS FIELD AMPLIFIER, J.F. Hill and C.D. Mirrill, Litton Industries.		Co-Chadmen: B.I. Babys T. Ohmi	
Williamsport, PA	195	9:00 a.m. Bitroduction	
· 1000 am.		00 m	
134 PROCRESS ON THE GYROCON DEFLECTION- MODICATED AMPLIFIER, P. Tallerico, Los Alamos Na- tional Laboratory, Los Alamos, NM	199	HIGH FREQUENCY, HIGH POWER MOSFEL, H. Ikeda, Japan Broadcasting Corporation, Tokyo, JAPAN and H., Yoshida, and T. Onikuta, Nippon Electric Corpora-	246
10.45 @m. 8.5 BEAMLETS IN FAST-WAVE DEVICES, G. Bohler, North-		Holi' Vindinici' Artan	
top Copposition Rolling Meadows, IL and W. Errz, Au Force Wright Aylondes Caboratory, Dayton, OH	263	930 a.m. 10.2 VERTICAL DMGS POWER FIELD-EFFECT TRAN- SISTORS OPTIMIZED FOR HIGH SPEED OPERATION.	250
11-162 m. 8.6 SELE CONSISTENT SMALL SIGNAL THEORY OF TEOR		D. Fuoss, Tektronia, Incorporated, Beaverton, QB	240
EVROTRON DEVICES, G. Dehlet, Northeop Corporation, Rolling Meadows, IL	207	PARASTIC EFFECT-EREE, HIGH VOLTAGE MOS-IC. WITH SHIELDED SOURCE STRUCTURE, H. Sakuma.	
11:33 s.in. 11:33		T. Suzuki, and M. Sano, Mippon Electric Company, Citl., Kawasaki, JAPAN	254
Mesdovis, IL.	211	10:20 a.m. 10.4 150 VOLT VERTICAL CHANNEL GRAS FET, P.M. Campbell, R.S. Enle, P.V. Gray, and H.J. Baliga, General Electric Company, Schenerady, NY.	258
SESSION 9: Device Technology—MOS Device Isolation	215	10:45 a.m. 16:5 680 V/5 A FET-TRIGGERED LATERAL OPTO-TRIAC, L. Leffold, and C. Fellinger, Siemens AG, Muchen, West	
Tuenday, December 14, 9:00 a.m. Confingnal Ballroom 4 & 1		Germany 11-10 a m	261
Co-Chairmen: R.D. Daviès Y. Nishi		18.6 THE INSULATED GATE RECTIFIER (IGR): A NEW POWER SWITCHING DEVICE: B.L. Bailga: M.S. Adler;	-
9:08:a.m. Introduction	,	N. Zommer, P.V. Gray, and R.P. Love, General Electric Company, Schemectady, NY	264
9:03-a:m: 9:1 ISOLATION TECHNOLOGY FOR SCALED MOS VIS (Invited Paper), W.G. Oldham; University of Colifornia Berkeley, CA	il r. 216	11:35 a.m. 10.7 MODELING AND PROCESS IMPLEMENTATION: OF IMPLANTED RESURF TYPE DEVICES, E.J. Wild, P.V. Gray, T.P. Chow, W. Gonell, and H.R. Chang, General Electric Company, Schenestady, NY	268
9:30 dam. 9:2. Effectrical properties of mos devices made	: E	Contract the second Security Section 1	

The second secon		11.16	
SESSION 11: Integrated Circuits—Modeling	273	11:35 g.m. 12.7 AMORPHOUS SHIJ CONTACT LINEAR IMAGE SEN-	•
Thisday, December 14, 9:00-a.m. Imperial Room		SOR WITH Si,N. BLOCKING LAYER, S. Kaneko, M. Sakamoto, F. Okumuta, F. Itano, H. Rataniwa, Y. Ka	
Co-Chainmeir: K:C. Sárasvát H.S. Fu		jiwarii, M. Kanamori, M. Yasumoto, T. Salioh, and T. Ohkubo, <i>Nippon Electric Company, Ltd., Kawasaki,</i> JAPAN	328
统行系统 . introduction			
9:05-2:0. Hai PROBLEMS WITH PRECISION MODELING OF ANALOGINOS ISI, (Invited Paper), Y. Tsividis, Columbia	374	SESSION 13: Quantum Electronics—III-V	
University, New York, NY	274	Heterostructure Photonic Devices.	333
11.2 TRANSGONDUCTANCE DEGRADATION IN THIN- OXIDE MOSTETS: G. Baczarani, and M.R. Wordeman, IBM Corporation; Yorktown Heights, NY	278	Tuesday, December 14, 9:00-a.m. Fridriciscum Room Co-Chairmen: R.W.H. Engelman	
955-am.	_	R.F. Lebeny	
ind Characteristics of short charinel mosfets in the breakdown regime, f-c. Hsa. R.S. Muller, gill C, Hu, University of California, Berkeley, CA	282	9:00 2.10. INTRODUCTION	
10-20 mm. 11-2 STATISTICAL MODELLING OF SMALL GEOMETRY MOSPETS, P. Yang and P. Changiec, Team Instruments		9952 m. 13.1 SUPERLATTICE, GRADED BAND GAP, AND CHAN NELING AND STAIRCASE AVAILANCHE	٠
Incorporated, Dallas, TX	286	PHOTODIOUES: TOWARDS A SOLID STATE PHOTOMULTIPLIER, (Indied Paper), F. Capasso and	334
115: A STATISTICAL MODELING APPROACH FOR SIMU-		W.T. Tsang, Bell Laboratories, Milerov Hill, NI 950 a.m.	- ·
LATION OF MOS VLST CIRCUIT DESIGNS, N. Herr. B. Gades, and J.L. Barnes. Motorola Corporation. Austin. 78	290	13.2 NOISE IN MULTI-HETEROSTRUCTURE AVALANCHE PROTODETECTORS, S. Rakshu, and N.B. Chatraboru.	398:
11-10-am.		935 am.	204
THE USE OP 2D EFFECTS IN LOCOS STRUCTURES TO IMPROVE DEVICE ISOLATION, S. Goodwin, and J.D. Fluminer, Stanford University, Stanford, CA	294	13.3. HÌCH PERFORMANCE RUICE WAYEGUIDE AICAA) GLAS MULTIQUANTUM WELL LASERS GROWN BY MOERCULAR BEAM EPITAXY S. Vannkosh, Q. Wada	
HEIGHT TOPOGRAPHY DEPENDENT ELECTRICAL PARAMETER SIMULATION, R. E.E., Y. Sakai, and A.R.		T. Fujii. S. Hiyamizu; and J. Sakurai; Fujisu Limited; Kawasaki, JAPAN	342
Neurovánei, Universitý of Colifornia, Berkeley, CA	298	10:20 am. 13:4 TWIN-CHANNEL SUBSTRATEMESA-GUIDE INTEC- TION LASERS FABRUGATED BY OMPPE, D.E. Addley, and O. Hom, Hewlett-Packard Laboratories, Pato Alid, CA	346
SESSION 12: Delectors, Sensors and Displays— Silicon Sensors and Displays	303	10:45 a.m. 13.5 Å GAIN-GUIDED STRIPE DIODE LASER WITH A SINGLE CONCITEDINAL MODE, HIGH KING POWER.	
Tuesday, December 14, 9300 a.m. Hilton Eleza		AND MINIMAL BEAM DISTORTION, R.W.H. Engl- mann, D. Kerps, G. Hom, and D.E. Ackley, Hewlens Packard-Laboratories, Palo Alpo, CA	350
Co-Chapmen: T.J. Tredwell K.D. Wise		11:16 a.m.: 13.6 High Power (600 m.W CW) Phase-Locked Semi-	
NOT KON BETTON		CONDUCTOR LASERARRAYS, B.R. Sciftes, R.B. Burit- tiam, and W. Streifer, Xeyox Pulo Alto Research Centers, Palo Alto, CA	354
9:05 a.m. E.L. A.PLASMA BLEISTRON EXCITED PROSPHOR FLAT PANEL DISPLAY (Burned Paper). A. Schauer, Stemens AG, Munchen, WEST GERMANT	304	11:35 a.m. 13.7 LOW THRESHOLD 1.3 pm CaluAsP/InF EURIED OPTI- CAL WAVEGUIDE LASERS W. Ng. C.L. Jiang, and F.D. Dankus. Rockwell International, Thousand Oaks, CA	357
9:30 s.m. 12:2: BIPOLAE MAGNETIC SENSORS, A.W. Vinal, IBM Cor- position, Research Triangle Park, NC, and N.A. Masuati, North Carolina State University, Ruleigh, NC	308		
9:55 a.m. 12.4 X-RAY SPECTROMETER BY ALUMINUM THERMOMI-		SESSION 14: Electron Tubes - Gyrotrons and	
GRATION, G. Alcoin, R.A. Kost, and F. Marshall, God- dard Space Fight Center, Greenbelt, MD.	312	Gyro-TWTs Tuesday, December 14, 2:15 p.im.	361
10:20 a.m. 12:3 A MONOLITHIC PRESSURE—pH SENSOR FOR ESOPHAGEAL SPUDIES, J.C.M. Huang, and R.D. Wise,	Ĕ ,.	Coutinental Ballrooms 1,2,3 Co-Chairmen: N. Vanderplaats	
University of Michigan, Ann Arbor, MI 10:45'a.m.	316	H. Jory 2:15 p.m.	
12.5 A 364F ELEMENT CCD LINEAR IMAGE SENSOR T. Yamada, H. Goto, A. Shudo, and N. Suzuki, Toshibi	, 7 320	INTRODUCTION 2-20 p.m.	
Carporation, Kawasiki, LAPAN 11:162a.m. 12:6 NO MAGE LAG PHOTOPIONE STRUCTURE IN THI	E	14.1 DESIGN AND OPERATION OF MAGNETRON INJEC- TION GUNS FOR A 140 GHz GYROTRON, K. Felch, D. Stone, H. Jory, R. Garrid, and G. Wendell, Varian	
INTERLINE CCD PMAGE SENSOR, N. Teranishi A. Kohono, Y. Ishihara, E. Oda, and K. Arai, Nippon Elec- ter Company, LTD., Kowasaki, JAPAN		Associates, Incorporațed, Pulo Alto, CA, and R. Temkin and K. Kreischer, Plasma Fusion Center, Massochusetts Institute of Technology, Cambridge, MA	

The second

The state of the s

, and a

-

2:45 p.m. 14.2 250 KW HIGH EFFICIENCY GYROTRON OSCILLATOR OPERATING AT 60 GAZ; W. Dellope, P. Ferguson, V. Matranga, I. Saiddyal, and J. Tancredi, Hughes Aircraft Company, Torrance, CA	366	4:25 p.m. 15.6 HIGH PRECISION LITHOGRAPHY FOR SUBMICRON LSI FABRICATION; T. Massida, K. Iwadate, S. Moriya, and K. Harada, Musashino Electrical Communication Lab., N.T.T., Tetyo, JAPAN	407
1.10 p.m. 18.3 DEVELOPMENT OF LIGHT-16GH2 GYROTRONS, K. Suginari, K. Enjita, Jachiba Corporation. Kawasaki, JAPAN, Y. Terumichi, S. Tanaka, Krojo University, and T. Idenata, Fukul University	363	4:50 p.m. 15.7 X-RAY LITHOGRAPHY SYSTEM FOR SUBMICROS DEVICE FABRICATION, B. Fly, A. Comerc, and J.P. Nivolies, Thomson-CSF, Orsay, FRANCE 5:15 p.m. 15.8 1-2 MICRON LENGTH MUSHROOM GATE PABRICA-	411
3.35 p.m. 14.4 A HIGH POWER COMPLEX CAVITY GYROTRON FOR FISION RESEARCH DEVICES, Y. Camel, University of Maryland, A. K. Ganghy, D. Dialeits, Science Applications, B. Serley, JAYCOR, and M. Read, K.R. Chu, J. Levine, V. Granatschi, Major Research Lab., Washington, DC	372	TION USING A NEW SINGLE-LEVEL PHOTORESIST TECHNIQUE, P.C. Chao, W.H. Ku, Evenell University, Induce, NY, P.M. Smith, and W.H. Perkins, General Electric	#15 .
4:00 plm. 14.5 A WIDEBAND FUNDAMENTAL MODE MILLIMETER. EVROPRON TWA EXPERIMENT, L.R. Bained, K.R. Chu, C.R. Kyler, V.L. Gradustein, David Research Labora- 1002, Manufold, S.C. and Y.Y. Lau, Science Applications	-	SESSION 16: Device Technology—Technologies for Silicon on insulator Devices	419
liie, Meteun, VA 425 pim.	375	Tuesday, December 14: 2.15 p.m. Gontinental Belliooms 6,7:6.9	
14.5 SELF CONSISTENT NON-LINEAR THEORY OF TWT GYROTRON, A. K. Ganguly, and S. Y. Alm, Naval Research Laboratory, Washington, DC	.379·	Co-Chairmen: D.A. Amoniadis. H. Friedrich	Ŧ
450 p.m.		2:15 p.m. INTRODUCTION	
WALECTRONS OBERATING AT HARMONICS OF THE CYCLOTRON FREGUENCY IS CIRCULAR AND RECTANGULAR OVERMODED WAVEGUIDES, R.W. Grow, and R.B. Marke, University of Utali, Salt Lake City.	380	1-30 p.m. 16.1 MGS TRANSISTORS: IN BEAM-RECRYSTALLIZED POLYSILICON (Invited Paper), T. Kamins, Hawley-Packard Labolatories, Palo Alto, CA	420
UT. 115 CH. 148 HAPEDANCE CALCULATIONS FOR TRAVELING- WAVE CYNOTRONS OPERATING AT HARMONICS OF	390	2:45 p.m. 16.2 CHARACTERISTICS OF MOSFETS FABRICATED ON LASER-RECRYSTALLIZED SILICON ISLANDS ON AMORPHOUS SUBSTRATES USING SELECTIVE AR- SORPTION AND BEAM SHAPING TECHNIQUES, G.E.	
THE CYCLOTHON TREQUENCY IN MAGNETRON- TYPE CIRCUITS OF ERATING IN THE PI MODE, R.W. Grow, and U.A. Shrivastaya, University of Utah, Salt Lake	384	Possin, H.G. Parks, S.W. Chiang, and Y.S. Liu, General Electric Company, Schenectedy, NY 3:10 p.m.	424
Gib, UT		16.1 CHARACTERISTICS OF MOS DEVICES IN ELECTRON BEAM-RECRISTALLIZED SILICON ON INSULATOR, Y. Ohmbra, K. Shibata, T. Inoue, T. Yoshii, and Y. Horike, Toshibe Corporation, Kanasaki, JAPAN	429
SESSION 15: Device Technology—Lithography and Pattern Transfer Tuesday, December 14, 245 p.m.	389	3:35 p.m. 16.4 CHARACTERIZATION OF LASER SOI, DOUBLES! ACTIVE LAYERS BY FABRICATING ELEMENTARY STRUCTURES, T. Warabisako, M. Miyao, M. Ohkura,	433
Continental Billicoms 4 & 5 Co-Chatemen: B. Graffins:		and E. Tokuyama, Hitashi, Etd., Tokyo, LAPAN 490-p.m.	433
R. Comain 2.15 p.m. INTRODUCTION 2.26 s.m.		16.5 DEVICE CHARACTERIZATION ON MONOCRYSTAL- LINE SILICON GROWN OVER SIG. BY ELO LEPI- TAXIAL LATERAL OVERGROWTH) PROCESS, A.C. Lini, L. Jastrobski, and I.F. Corbox, RCA Laboratories, Princesop, NJ	437
15.1 MODELS OF ETCHING IN PLASMAS AND BEAMS, United Papers, T.M. Mayer, University of Storth Carolina, Chapel Hill, NC	390	4:25 p.m. 16.6 SOI CMOS CIRCUIT PERFORMANCE ON GRAPHITE STRUP HEATER RECRYSTALLIZED MATERIAL, S.D.S.	
245p.m. 152 MULTI-LAXER RESIST SYSTEMS AS A MEANS TO SUBMICRON OFFICAL LITHOGRAPHY, (Logico	l .	Mathl, H. W. Lam, and R. F. Philzzotta, <i>Fexics Insympetis liteorporated, Dallas TX</i> 4:50 p.m.	461
Paper), B.J. Lin, IBM T.J. Waison Research Center, Yorkidish Heights, NY	391	16.7 FIELD-EFFECT IN LARGE GRAIN FOLYSILICON TRANSISTORS, E.P. Colinge, E. Demoulin, and H. Morel.	;
349 p.in. 15.3 NEW TRITEYEL STRUCTURES FOR SUB-MICRON PHOTOEITHOGRAPHY, S. Maisui and N. Endo, Nippor Electric Company, Ltd., Kanasaki, JAPAN	i 1 395	Centre Mational d'Etudes des Telécommitations, Meylan; FRANCE	444
154 LINEWIDTH CONFROL USING ANTI-REPLECTIVE COATING FOR OFTICAE LITHOGRAPHY, Y.C. Lin A.J. Purdes, S.A. Saller, and W.R. Hunter, Texas In struments Incorporated, Dalles, TX	•		
4:00.p.m. 15:5 SUBMICROS MOS PROCESS WITH 10:1 OPTICAL PRO JECTION PRINTING AND ANISOTROPIC DRY ETCH 10:C, W. Arden, W. Beinvogl, and W. Muller, Stemen	i -		

SESSION 17: Integrated Circuits— Scaled CMOS	-449·	4.00 p.m. 18.5 A TIME-AND TEMPERATURE DEPENDENT SUMULA- TION OF THE GTO TURN-OFF PROCESS, A. Nalagawa,	
Tuesday, December 14, 2:15 p.m.		Toshiba Research und Development Center, Kovasáki, JAPAN, D.H. Navóa, University of Massochusetts, Ám-	edan.
Co-Chairmen: D.L. Eraser		herst, MA 4:25 p.m.	496
K. Køldonen 2-15-p.jú. INTRODUCTION		18.6 THE DOPOGRAPHY OF CURRENT DENSITY IN BI- POLAR TRANSISTORS, P.L. Hower, G.L. Marinelli, and	500:
2:20 p.m. 17:3 REDUCED GEOMETRY EMOS TECHNOLOGY (Invited Paper), R. Jerdonek, M. Ghezzo, J. Weaver; General Electric Company, Schenerledy, NY, and S. Combs, Intersit Corporation, Cupertino, CA	450	4.20 p.m. 18.7 A STUDY OF FORWARD SECOND-BREAKDOWN IN SHLEON REPOLER POWER TRANSISTORS USING THE UNIT-CELL CONCEPT, R.U. Martinelle, RCA Laboratories, Princeton, MJ, C.E. Wheatley, L., and K.A.	ندند
2)45 p.m. 17.2 CHARACTERIZATION OF CMOS LATCH-UP, C.C. Hoans, M.D. Hartrant, N.F. Pu, C. Yue, C. Rahm, I. Schrinkler, C.D. Kinchuer, F.L. Hampton, and T.E. Hen- thickson, Honeywell Incorporated, Physicath. MN	454	Ostosaniai, stare area meit areas in annual pr	504.
110 jun. 123 SHRFAGE INDUCED LATCH-UP IN VESI CMOS CIR-		SESSION 19: Quantum Electronics—Photovoltaic and Photoconductor Devices	509
CUITS, D. Takacs, C. Werner, J. Harter, and U. Schwabe, Signery, AG, Munchen, WEST GERMANY	458	Tužsdáy, Décember 14:2-15 p.m. Franciscan Room	
ASSEM. THE CMOS LATER-UP ELIMINATION USING SCHOOLING BARRIER PMOS. M. Suging, Motorphy, Phoenix, AZ, L.A. ARCIS, Arizona State University, Tening, AZ, and M. Rebe-	462.	Ço-Chairmen: P. Borden R. Schwirtz 2st5 pan. INTRODUCTION	
Sching, Majorola, Mesa, AZ	402.	2:20 p.m. 19:1. TWO DIMENSIONAL EFFECTS IN CONVENTIONAL	
17.5 LIGHTLY DOPED SCHOTTRY MOSEET, C.I. Koeneke, and W.T. Lynch, Bell Laboratories, Marroy Hill, NJ 422 p.m.	466	SOLAR CELLS OPERATED AT HIGH INTENSITIES, I.E. Grav. R.J. Schwiste, Pudite University, West Inforests, IV, and R.D. Nasby, R.D. Nasby, Sandia National Labora-	
17.6 COUNTERDOPED WELL STRUCTURE FOR SCALED CMOS, K. Hashimoro, S. Morria, H. Nozawa, and S. Kohyama, Toshiba Corporation, Kawasaki, IAPAN	470	lories, Albuquerque, NM 2-45 n.m.	310
4.58 p.m. 17.7 A REDUCED SIZE CMOS SRAM CELL STRUCTURE WITH TWO LEVEL AL INTERCONNECTION, O. Rudoh, L. Sakai, S. Murakanil, and H. Namannoto, Na-	-	1912 FABRICATION OF IMPROVED AND STABLE THIN FILM COS.Co. SOLAR CRUES BY INHIBITING VERTICAL JUNCTION FORMATION, A.C. Raziogi, National Physical Laboratory, New Bellit, INDEA	\$14·
pon Electric Company, LFD., Kanagawa, JAPAN	474:	3:10.p.m. 19:3 CHARACTERIZATION AND OPTIMIZATION: OF AMORPHOUS SILICON SOLAR CELLS BY VARIATION OF DEVICE GEOMETRY, M. & Han, W.A. Anderson, R. Lahr, and H. Wiesmann, State University of NY at Buy-	
SESSION 18: Solld State Devices—Discrete and Monoliflie Hipolar Devices	479	fuld, Amherst, NY 3:35 p.m.	518
Tuesday, December 14, 2:15 pan. Hillon Plaza		19.4 GAAS SCHOTTKY PHOTODIODE WITH 3dB BAND- WIDTH OF 20 GHz, S.Y. Wang, D.M. Hoom, and D.M. Gallins, Hewlett Packard Laboratories, Palo Alto, CA	521
Ga Chairmen: H. Strack H.N. Yu		4:00 p.m.	
ELECTION INTRODUCTION	••	MODULATION DOPED ALGA, AN GRAN HETERO- STRUCFURE, C.Y. Chen, C.O. Bethen, A.Y. Cho, P. A. Garbinski, and B.F. Levine, Bell Laboratories, Murray Hill,	525
18.1 NORMALLY-OFF TYPE HIGH SPEED SI-THYRISTOR, Y. Nakamura, H. Tadano, S. Suniyama, I. Igarashi, Toyota Central Research and Development Lubs, Incorporated, Alchiken, IAPAN, T. Chaii, and J. Nishizawa, Fohoku		4.25 p.m. 19.6 THE MICROWAVE MESSET OPTICAL DETECTOR.	
University, Sendai, JAPAN	480,	1 R. Forrest, F.P. Richards, University College London Tor- rington Place, London; and A. Perichon, Centre National d'Equier des Telecommunications, Lannion; France	529
18:2 A REGIONAL ANALYTIC MODEL FOR CURRENT INTERRUPTION IN HIGH VOLTAGE CENTER GATER BIPOLAR SWITCHES, J.E. Kohl, L.E. Gainnel, A.R. Harman, M.D. Hirsch, T.J. Riley, and R.S. Scott, Bel Laboratories, Murray Hill, NJ, Reading, PA	• •	4:50 p.m. 19.7 SWITCHING DRVICE BASED ON THE QUANTUM HALL EFFECT, R.F. Kazarinov, and S. Lurji, Bell Laboratories, Murray Hill, NI	, 533
3:10 p.m. 18.3 AN ANALYTICAL MODEL FOR THE FORWARI CHARACTERISTICS OF GATED P-1-N SWITCHES AP PLIED TO LATERAL STRUCTURES, I.C. Gammel, H.W. Becke, M.A. Shibib, R.K. Smith, and Y.H. Wong, Bei Laboratories, Murray Hill, NI, Reading, PA			
3.35 p.m. 18.4 SWITCHING CHARACTERISTICS OF HIGH POWER BURIED GATE TURN-OFF THYRISTOR, T. Suzuki, T Ugazin, M. Kehura, T. Watanabe, and T. Suzuki, Meiden Sin Electric Mer. Co., Ltd., Osaki, JAPAN	Ĩ.		

539

SESSION 20: Evening Panel Discussion

Tuesday, December 14, 8:00-10:00 p.m. Continental Bullecoms 1,2,3,4

Panel Organizer:

toseph.C. Logue

Yorktown Heights, New York

THE SILICON FOUNDRY—MYTH OR REALITY?

PANEL DISCUSSION MEMBERS

Panel Moderator:

Joseph C. Logue IBM

Yorktown Heights, New York

Allan Bell . Xerox

Palo Alto, CA

Depuis Buss Texas Instruments

Dallas, Texas

Danny Cohen Cal Tech

Marina Del Rey, CA Robert Crosby

Poughkeepsie, NY

Peter Jones Intel Chandler, Arizona

Paul Low ÍBM Hopewell Junction, NY

James Meindl Stanford University Stanford, CA

Gene Stroll Westlinghouse Baltimore, Maryland

SESSION 21: Evening Panel Discussion

Tuesday, December 14, 8:00-10:00 p.m. Continental Ballroom 5

Panel Organizer:

Adrian Hartman Bell Laboratories Murray Hill, New Jersey

HIGH VOLTAGE INTEGRATED CIRCUITS APPLICATIONS AND TECHNOLOGY

PANEL DISCUSSION MEMBERS

Fanel Moderator:

Adrian R. Harman Bell Laboratories Murray Hill; NJ

Tom Engibous Texas (jistruments Dallas, TX

Bernd Hoefflinger Univ. of Minnesota Minneapolis, MN

Keisuke Kataoka QKI Electric Industry Co.

Tokyo, Japan James Mayrand Sprague Electric Co. Wordester, MA

Ram Ronen Xerox Corp. El Segundo, CA

Ray Roop

Motorola Inc. Phoenix: AZ

Peter Shackle Harris Semicondu Melbourne, FL SESSION 22: Evening Panel Discussion

Tuesday, December 14, 8:00-10:00 p.m. Confidental Ballicom 6

Panel Organizei:

Richard Eden

GigaBit Logic, Inc. Culver City, California

HIGH-SPEED DEVICES AND TECHNOLOGY

PANEL DISCUSSION MEMBERS

Richard C. Eden Panel: Moderator:

GigaBit Logic, Inc. Cuiver City, CA

Lester Eastman Cornell University Times, NY

Herber Kroemer University of California Santa Barbara, CA

Allen Mucphy MIT Lincoln Laboratories Lexington, MA

Tushar R. Gheewala

Yorkiown Heights, NY

543

545

Nuyen T. Linh Thompson-CSF Orsay, France

. Paul Salomoń

IBM

Yorktown Heights, NY

SESSION 23: Evening Panel Discussion

Tuesday, December 14, 8:00-16:00 p.m. Imperial Room

Panel Organizer:

Rick Davies

Texas Instruments

Dallas, Texas

BIPOLAR AND MOS TECHNOLOGY: CHOICES FOR VLSI APPLICATIONS

Panel:

541

Alcid Anzai Hitachi Lid

Harry Boll Bell-Laboratories

Pallab Chatterice Texas histromenus

Barry Dunbridge TRW

Bill Herndon-

Fairchild Semiconductor

F.M. Klaassen

Phillips Research, Holland

Tak Ning

Jim Plummer Stanford University

· ·			
SESSION 24: Device Technology—Advanced Interconnect Technologies	5 4 7	10:45 a.m. 25:5 SUBMICTION GAAS VERTICAL ELECTRON TRANSIS- TOR, U. Mishira, L.F. Eastman, Cornell University, Ulycon,	
Weilnesday, December 15, 9:00 a.m.		II-liam	594
Co Chairmen: C. Patrillo S. Minagava		15.6 4×4 BIT GaAs BCTL PARALLEL MULTIPLIER, N. To- vode, T. Terada, K. Kanazawa, S. Shimizu, H. Yamada, and	598
9:00 a.m. INTRODUCTION		11:35 a.m. 25/7 CAPABILITY OF GaA'S DOFF TO HIGH SPEED GATE	
9:05 a.m. 24.1 MULTI-DIMEDISIONAL SIMULATION OF VISI WIR- IBIG CABACITANCE (Invited Paper), F.E. Cottrell, E.M. Bituria, and D.R. Thomas, IBM Corporation, Essex Junc- tion, FT	548-	ARRAY, B. Toyoda, T. Terada, M. Mochizuki, K. Kanazawa, T. Mizoguchi, and A. Hojo, Toshiba Corporation, Kawasaki, JAPAN	602
9-30 a.m; 2A.Z ADVANCED PLANAR METALLEZATION WITH POLY- MER FOR YLSL, T. Nishida; A. Saiki, Y. Homma, and R. Mukai, Hilbert, Ltd., Tokyo JAPAN	55 7	SESSION 26: Integrated Circuits—Random	×8.48
9:55am.		Wednesday, December 15, 3:00 a.m.	607
ALIGNED REFRACTORY SILICIDATION, H. Okabaya- shi, E. Najasawa, and M. Morimoto, Nippon Electric Com- pany, Kawasaki, IAPAN	556	Imperial Room Co-Chairmen: L.J. Burnes K.H. Horninger	٠
months in		9:00 a.m.	
14.4 MO. N/MO:GATE MOSTEFS, M.J. Kim and D.M. Brown, General Electric Company, Schenectady, NY	.560	INTRODUCTION 9:05 s/m.	-
10:43-am. 14.5 MOLYBOESHUM FILM PROPERTIES FOR SUBMICRON VEST, H. Olkawa, T. Amazawa, and H. Kymagi. Mippon		REQUINITARICY—THE NEW DEVICE TECHNOLOGY FOR CIRCUITS OF THE 10's (Invited Paper); R.J. Smith, Intel Corporation, Santa Clara, CA	608
Telegraph and Telephone Public Corporation, Tokyo,	564	9:0 a.m. 26:2 "HI-CISOLATION OF DRAM STORAGE CAPACITORS,	•
11/10 cm. 14.6 LASER ASSISTED POLY-SI RESISTOR FUSE UTILIZ- ING SIEICON LATERAL FLOW, T. Iwai, N. Sasati,		D.M. Erb, A. McCombs, and M. Radwin, Advanced Micro Devices incorporated, Sumyride, CA	612.
S. Kawamuya, and M. Nakano, Rightsu Limited, Kawasaki, Japan	568	955 2 m. 26.3 A HIGH DENSITY, HIGH PERFORMANCE IT DRAM CELL: A Moisen I McColum, R. Brevogel, S. Fu.	•
11:354 m. 24.3 ELECTRON-BEAM FUSE PROGRAMMING FOR RE- DONDANGY TECHNOLOGY, K. HEIMMOD, T. TALL-		E. Haindy, D. McNecly, and L. Patterson, Intel Corpora- tion, Alcho, OR.	616
yaya, S. Morita, and S. Kohyania, Tostaba Corportation, Kawasaki, JAPAN	572:	26.4 A SSas GAN DYNAMIC MOS RAM WITH TRIPLE DIF- FUSED MOSTRANSISTOR, Y. Nagayana, Y. Ohbayaski, T. Yoshihara, M. Taniguchi, and T. Nakano, Musubishi Electric Corporation, Itami, JAPAN	620
SESSION 25: Solid-State Devices— High-Speed HI-V Devices	577	19:45 a.m. 26.5 A NEW YLSI MEMORY CELL USING CAPACITANCE COUPLING, K. Terada, M. Takada, T. Ishijima, S. Kuro-	
Wednesday, December 15, 9:00 a.m. Continental Belligion 57, 8:9	•	sawa, and S. Suzuki, Nippon Electric Company. Lid., Kanasad, JAPAN	624
Co-Chaimen D.E. Artley Killes		11-10 a.m. 26.6 ASSUSTINGENCED LOAD ELEMENT FOR HIGH DEN-	
and a minimon and a management of the second		STY STATIC RAM, E.L. Wang, A.H. Shah, H. Shichijo, C. Gushieyet, and P. R. Chatterjee, Texas Instruments Theor- parated, Dulbi, TX	628
9:05.2m. 25.1 MATERIAL AND DEVICE CONSIDERATIONS FOR SELECTIVELY DOPED HETEROJUNCTION TRANSISTORS (Invited Paper), I.V. Difference, R. Dingle, M. Feber.		11:35 a.m. 24.7 ALPHA PARTICLE INDUCED CHARGE COLLECTION MEASUREMENTS AND THE EFFECTIVENESS OF RE-	
A.C. Gossard, R. Hendel, L.C.M. Hwang, A. Kastalsky V. & Keramider, R. A. Kjelil, and P. O'Connor Bell Labora tories, Murray Itill, M.		FLECTING BARRIERS ON VLSI MEMORIES, S.W. Bu, A.M. Modista, and T.C. May, Intel Corporation, Alcha, GR	632
9.30 a.m. 252 HIGH SPEED-LOW POWER GRASAMGA'S TEEFET INTEGRATED CIRCUIT, N.T. Linh, P.N. Tung D. Delageistandeuf, P. Deleschuse, and M. Laviron Thomson-CSF, Orsey, FRANCE		SESSION 27; Solid State Devices—Silicon Field Effect Devices	637
D-65 2-09	4	Wednesday, December 15, 9:00 a.m. Hilton Plaza	
25.3 HIGH VELOCITY N.ON AND N.OFF MODULATION DOPED G. As/Al G., AS FET: T.J. Drummond, S.L. Su W. Kopp, R. Fischer, R.E. Thorne, H. Morkoc, Universit	i,	Co-Chairmen: C.L. Wilson H.N. Yu	
of Illinois, Urbana II., K. Lee, and M.S. Shur, University of Minnesota, Minneapolis, MN	5 <u>8</u> 6.	9:90 a.m. INTRODUCTION	
10:20 a.m. 25.4 0.3am GATE LENGTH SUPER LOW NOISE GAA MESET, H. Ishiuchi, H. Mizano, Y. Kaneko, K. Arai, an K. Suzuki, Nappon Electric Company, Ltd., Kawasak	d	9:05 a.m. 27.1 PHYSICS AND SIMULATION OF SMALL MOS. DE- VICES (lavited Paper), W. Fichmer, Bell Laboratories, Mur- ray Hill, NJ	638
JAPAN		The state of the s	

		amorros es es es es estado a Administra	
9:39 s.m. 272 700 A SATE LENGTH BURIED CHANNEL SHLICON		SESSION 29: Device Technology—Advanced MOS Technologies	697
MOSFETs, R.O. Swartz, R.E. Howard, L.D. Jackel, E. Grabbe, R.W. Epworth, D.M. Tennant, and V.D. Archer, Bell Telephone Laboratories, Halindel, NJ	642	Wednesday, December 15, 1530 p.m.: Continental Ballipora 4-8 5	
*** *** *** *** *** *** *** *** *** **		Co-Chairmen: R.C. Heallerson	
9:55a-ni. ZEL SILIGON PERMEABLE BASE TRANSISTORS FABRI-		Y_El _a Mansy	
CATED WITH A NEW SUBMICEON TECHNIQUE, J.Y.		1:30 p.m. HYTRODUCTION	
Chi.P. Yee, and R.F. Hollistrom, GTE Laboratories, Incorporated, Waltham, MA	646	.	
(A-3)) a.m.		1:35 g.m. 29.1 AN OXIDE MASKED P SOURCE/DRAIN IMPLANT	
27.1 THE MICROWAVE STACON PERMEABLE HASE. TRANSISTOR, D.J. Silvermith, D.D. Rathman, N.P. Economou, R.W. Mountain, and S.M. Cabiel, M.I.T. Lin-		FOR VISI CMOS, A.C. Hui, S.V. Chiang, and K.M. Cham, Hewlett Packard Laboratories, Palo-Alto, GA 2:00 p.m.	698
coln Laboratory, Lexington, MA	650	29.2 HIGH SPEED Tun CMOS TECHNOLOGY, L. Sakai,	
10.65 a.m.		O. Kudoh, and H. Yamamoto, Majon Electric Company. Ltd., Kanagawa, JAPAN	702
2015 A COMPLETE LARGE AND SMALL SIGNAL CHARGE MODEL FOR AN MOS FIELD EFFECT TRANSISTOR.	•		
R. Conlegue, and C.R. Viswanathan, University of Califor-	6 9 4	2:25 p.m. 29.3 TWIN-TUB CMOS II—AN ADVANCED VISI TECH-	
ñia, Łos Angeles, CA	9,34,	NOLOGY, L.C. Partillo, L.K. Wang, R.D. Swenuusou,	
11-10 a.m. 27-6 GATE-CONTROLLED MISIM SWEICH, C.L. Shieh,		R.L. Field, R.C. Melin, and R.A. Levy, Bell Lathraturies, Marray Hill, NJ	796
S. Maoner, Princeton University, Princeton, N.J., L.D.	•. • .	2:50 p.m.	
fackel, and R.E. Howard, Bell Laboratories, Murray Hill, NJ	658	29.4 DESIGN AND FABRICATION OF P-CHANNEL FET FOR	
11:35 a.m.		Tim CMOS TECHNOLOGY, G.I. Hii, C.Y. Ting, Y. Taur, and R.H. Denmard, IBM Corporation, Yorklown	
277. CHARACTERIZATION OF 1/INGISE INMOSTRANSIS- TORS, H. Mikoshiba, M. Sakanodo, and Y. Hokari. Nip-	•	Heights: NV	710
pon Electric Company, Ltd., Kanagawa, LAPAN	662	3:15 p.m.	
· ·		29.5 TITANIUM DISILICIDE SELF-ALIGNED SOURCE	
SESSION 28: Integrated Circuit—Bipolar		DRAIN AND GATE CMOS TECHNOLOGY, C.K. Lau, V.C. See, D.B. Scott, I.M. Bridges, S.M. Perna, and R.D.	
Devices and Modeling	667	Davies, Texas Instruments Incorporated, Dallas, TX	714
Wednesday, December 15, 9:00 a.m.		3:40.p.m.	
Pacific Room		29.6 A HALF MICRON MOSFET USING DOUBLE IM- PLANTED LDD, S. OBURA, C.F. Codella, N. Royello, J.F.	
Co-Choirmen: A. Anzei D. Teng		Sherard, and I Riseman, IBM General Technology, Hopowell Junction, NY	718
9:00;a.m.		4:05 p.m.	
INTRODUCTION		29.7 0.1 m CHANNEL LENGTH MOSFETS FABRICATED USING E-BEAM LITHOGRAPHY, W. Fiching, R.K.	
9.05.a.m. 28.1 THE BEFLUENCE OF SURFACE TREATMENTS ON THE ELECTRICAL CHARACTERISTICS OF POLY- SYLICON EMITTER BIFOLAR TRANSISTORS,	-	Water, D.B. Fraser, R.L. Johnston, and S.M. Sze, Bell Laboratories, Murray Hill, VI.	732
B. Sociowirdjo, P. Ashburn, and A. Cuthbertson, South- ampton University, Hampshire, ENGLAND	668	•	
9:30a.m. 28:2 STATISTICAL MODELING OF SUBMICRON.		i Nan Walatta	
SHATLOW-TUNCTION SELF-ALIGNED BIPGLAR		SESSION 30: Integrated Circuits—Non-Volatile	727
TRANSISTORS, F.Y. Chang, and S.F. Chu, IBM Corporation, Hopewell Junction, NY	672	Memorys Devices & Modeling	
		Wednesday, December 15, 1:30 p.m. Imperiof Room	
283 ABYANCED CONCEPTS IN VLSI SCHOTTKY-		Co-Chairmen: W. Shedd	
BARRIER DIODE MODELING, L.F. Wagner, 1867 Cor- potation, Hopewell Innelian, NY	676	P. Chatterjee	
10:20 a.m.		1:30 p.m.	
28.4 A VISI MINTIPLE INPUTZOUTPUT ISL GALS		INTRODUCTION	
DEMONSTRATED IN A 1.25m OXIDE ISOLATED BI- FOLAR PROCESS, T. Ma, P. Robers, D. Lamb, R. Bell.	,	1:35 p.m. 30.1 HIGH DENSITY 5 VOLT-ONLY COMPATIBLE NON-	
ii Bodick, N. Zafar, G. Lee, J. Joseph, and D. Presinoidi,	,	VOLATHE RAM CELL, D.G. Guttman, MOSTER COV-	728
Honeywell Systems and Research Genter, Minneapolis, MN.		poration, Carrollton, TX	120
 Pai, D. Burbank, H. Vyas, and D. Nielsen. Honeywell Solid Side Electroales Center. Phymouth. MN 	680	2:00 p.m. 30.2 AN ADVANCED MINOS MEMORY DEVICE FOR	
10:44 200		FIGHTY INTEGRATED BYTE-ERASABLE SYSTEM	
28.4 190 PSEC PL CIRCUITS WITH FIVE FOLD SELF-		EEPROMS, Y. Yatsuda, S. Minami, T. Hagiwara, T. Toyabe, S. Asal, and K. Uchida, Hitachi Ltd., Tokyo,	j.
ALIGNMENT, T. Nakamura, K. Nakazato, T. Miyazaki, M. Ogimma, T. Okabe, and M. Nagata, Hinochi Ltd.,	•	JAPAN	73
Tokyo, JAPAN	684	7-35 n.m	
Thice m		20 2 CELL MODEL FOR E PROM FLOATING GATE MEM	
28.6 ON THE MONTE CARLO SIMULATION OF BIPOLAR	₹ '	ORIES, P. Sucat, B. Cox, D. Rinesson, and S. Cagaina, Advanced Micro Devices Incorporated, Sunnyvale, CA	73
DEVICE, Y. J. Park, T. W. Tang, and D.H. Navon, University of Massachusetts, Amhetst, MA	688	7-50 m m	
17-25:a'm		in a repense cert. With high GATE INJECTION EXIL	-
28.7 ÖVERVIEW OF DEVICE CHARACTERIZATION SOFT	4	CIENCY, M. Kamiya, Y. Kojima, Y. Kato, K. Tanaka Daini Seikosha Company, Ltd., Matsudo, JAPAN, an	i.
WARE FOR VLSI BIPOLAR DEVICES, O.E. Akeasu, and LL. Bouknight, and H.C. Nicolay, Harris Semiconductor	بد خ	Y. Hayashi, Electrotechnical Laboratory, Niharigun	
Malharma El	692	JAPAN	74

215 p.m. 2025 NONUNIFORM DISPLACEMENT OF MOSFET CHAN- NEL PINCHOFF, S.G. Chambertain, A. Hussin, University of Wolfeloo, Chaute, CANADA, and F.H. Gaenssien, IRM Thomas J. Warson Research Center, Yorktown Heights, NY	745
130 p.m. 30.6 ELECTRON TUNNELING IN NON PLANAR FLOATING GATE MEMORY STRUCTURE, R.K. Ellis, H.A.R. Wegener, and I.M. Caywood, XICOR Incorporated, Milpings, CA	749
AND THE ENDURANCE OF SIMOS DEVICES, C.T. Sab, J.Y.C. Sun, and J.J.T. Tzou, University of Illinois, Urbana, IL.	753
SESSION 31: Solid State Devices—Novel Devices & Technologies Veniced December 15, 1:30 p.m.	75 7
Fillion Plaza Co-Chairmen: M.C. Driver D.E. Ackley	•
130.0m. Enerodection	
1.35 p.m. St.1 MATERIALS SCIENCE OF JOSEPHSON FUNCTIONS. (Initial Paper), M.R. Beasley, Stanford University, Stanford, CA.	758.
200 p.m. STOR COURLED JOSEPHSON LOGIC FULL ADDER CIRCUIT, J. Sone, T. Fachida, S. Tahara, and Der Circuit.	762

2:25 p.	III.	
	(In, Ga) As/(In, Al) As HETEROTUNCTION LATERAL PINE TRANSISTORS, K. Tahatahais Alavi, A.N.M.M. Choudhury, J. Vicek, N. Slaice, C.G. Fonstad, Massachusens Institute of Technology, Gambridge, M.A. K., Alavi, and A.Y. Cho, Bell Laboratories, Marray Hill, M.	766
2:50 p.	m.	
	NOTCHED INP PLANAR TRANSFERRED ELECTRON OSCILLATORS, S.C. Binard, P.E. Thompson, Noval Research Lab., Washington, DC, H.L. Grubin, Scientific Research Associates, Inc., Glostonbury, CT	77 6.
3:15 p		
31.5	X-BAND SELF-ALIGNED GATE ENHANCEMENT- MODE IN MISFETS, T. Itoh, and K. Ohara, Nindon Elec- tric Company, LTD., Kanasaki, JAPAN	.77Å.
3:40 p	allia.	
31.6	MEASUREMENT OF ELECTRON DRIFT VELOCITY IN COMPOSITIONALLY GRADED ALGA, ALBY TIME RESOLVED OF TICAL PICOSECOND REFLECTIVITY, B.F. Echie, W.T. Tsang, C.G. Behra, and F. Caperso, Bell Laboratories, Murray Hill, W.I.	348
4:05 p	im:	
31.7	HIGH FIELD CONDUCTION MECHANISMS IN POLY- CRYSTALINE SILICON RESISTORS. N.C.C. La. IBM T.J. Wasson Research Center, Yorktown Heights, NY, and C.Y. Lu, M.K. Lee, Institute of Electronics, National Cinco- Tung University, and G. Chang, Integrated Circuits Laboratory, Stanford University, Stanford, C.1	781
LAI	e news	785

HIGH-VOLTAGE DMOS AND PMOS IN ANALOG IC'S

A.W. Ludikhuize

Philips Research Laboratories Eindhoven - The Netherlands

ABSTRACT

A lateral 300V DMOS device is described which can be integrated in a standard bipolar IC process. The device, applicable as a high voltage source follower for analog circuits, is based upon the "double-acting resert" principle; a modification with an intercupted p- top layer or with a transport field plate is used. The p- layer improves the interconnection-induced breakdown and can be used in the extended drain of a 280 V PMOST.

INTRODUCTION

for functions like driving transducers or CRT's and for analog switches, high wollage spellog stages of over 250 V may be preded on the chip. Vertical bipolars are less suitable because of the required thick epi-layers and even integration of vertical DMDS devices in a standard IC vertical DMOS devices in a standard IC process is rather difficult. Aigh voltage lateral MOS devices of over 500 V, using thin layer extended drain or "resurf" rechniques (I-X), can easily be incorporated, but a high voltage source follower is impossible. Source followers using lateral bMOS devices and 25-30 pm api have been reported (A); here 700 V is considered the laid for invetion teclered devices belimit for junction isolated devices because of deep isolation diffusions and parasitic bulk and surface effects (5) Recently a "double-acting resorf" technique has been reported (6); compared to "resurf" as mostinged above, it not only offers better lateral conduction but also prevention of substrate punch through in follower applications. Owing to a higher doping content of the n layer (shout 2.10 cm) the depletion layer at source (back gate) to substrate breakdown does. not extend to the suffece diffusion (se shown by the left-hand shaded area in fig. shown by the left-hand shades are in the college on the n drain with the other terminals grounded, a high field would occur at the source edge. By Wsing a p-top layer, depletion of the n layer is obtained from the top and the bottom (righthand shaded areas in fig. 1) causing a




Fig.1. A double-acting resurf structure. smooth kultage decrease that the laberal distance between source and drain; at high drain voltage this p-top layer has to be depleted too. The effect was demanstrated on JEI and lateral bigolag devices (6); the q- and n layers were optimized at 0.5 10 cm and 1.8 10 cm respectively.

LATERAL DMOST

for proper functioning of a lateral DMOST (LDMOST), the design of fig. I has to be adapted. In fig. Z a window is shown, made ideally in the p-layer at the source side; electrons from the gate-controlled surface channel now page through a wertical JFET which limits the current capability and increases the on-resistance. The window dimensions are therefore a compromise between on-resistance and breakdown.




Fig. 2. LUMOST with intersupted p-layer.

Instead of a p-top layer also a stepped field plate, connected to gate or source, can be applied in order to obtain deplation from the surface, as shown in fig. 3.




Fig.3. LONUST with stepped field plate.

The pinching effect on the n layer is much less, lowering the breakdam voltage, his now the entire epi-layer with local accumulation contributes to a low on-residence.

Computer calculations using our 20 Poissonpropriate "Senmy" were performed on the
structure depicted in fig. 4 for several
combinations of p-layer and field plates,
ef. table 1. A 19 µm Senm q-type epilayer as used in a 50-60 V standard bipolic process is applied on a Johan psubstrate. The 3 µm p-layer, assumed
althout a window here, has a net dose of
1.6 10 fem ; this high value improves
the current capability of an extended
drain PNOST as will be discussed later on,




Fig.4.LDMOST structure; dimensions in µm.

but delays pinch off and raquires the player to be withdrawn from the m drain in order to prevent low breakdown values. In gate-oxide is 8.1 pm; the field plates (deshed) step on dra and 3.0 pm oxide. The conchibrough voltage to the substrate is effectlated to be 500%; spreading of epidope and thickness may decrease this value to 380 V.

In Figs. 5 and 6 equipotential and equifield lines at 100 V drain voltage are shown for a device with a p-layer; the co-operation of top and bottom depletion is visible on the left in Fig. 5. The highest field of 23.2 Vyum, obtained at the p-diffusion curvature, does not cause breakdown (avalanche integral (1).




Fig.5. LDMOST equipotential lines at V & 4:




Fig.6. LOMOST equifield lines at W d-s = 300V; per step 5V/pm, step 1-5V/pm.

Table 1 E max (in V/µm) at V d-s=300V; epi, p-layer and field plates (f.P.) as in fig. 1.

anpatr.	p	F.P.	E i	B.V.	Emaxox
n	yes	yès	32.0	(300	56
p-	ĦÓ	ng	63.5	<<308	133
p-	yes	. no	23.2	>300	22.7
p∸	rro.	yes	28.7	>300	
p-	yes	yes	24.5	>300	35

Fig.7. shows an actual device with a stepped field plate connected to the source; the layout corners are bevelled. At the connection of the polysilicon gate the field plate had to be interrupted as single-layer metallization is used and a local p-layer is applied. The active gate width is 500 µm, the channel length is approx. 2.0 µm. The drain surrounds the back gate and prevents parasitic PMOS action from back gate to isolation when the source is at high voltage. As crossing interconnection over shallown shows only 200V breakdown on 3.0 µm exide, the shallown drain has been locally emitted underneath this metallization. A collector wall diffusion




Fig.7. LDMOST for 300V; gate and source with field plate in the centre, n drain 3/4 around as a stopper; drain pitch 90 μm.

or a buried polysilicon field shield can be used here; this way a breakdown >300 V is obtained. At the isolation diffusion edge a p-layer is applied (withdrawn from the n drain), which improves breakdown noticeably in the case of crossing (drain) interconnection and avoids walk-out phenomena below 300V.




Fig. 8. LDMOST BV drain-to-source; the substrate is connected to the source.

A source-to-substrate breakdown of over 300V was obtained limited by the drain-to-isolation distance. Drain-to-source breakdown (substrate is at source potential) is shown in fig. 8 to be over 300V; breakdown generally occurs at the bevelled

back gate corners.

Fig. 9 shows the low-voltage on-characteristics. V_T is about 2.4V and β_0 =16 μ A/V, $R_{\rm on}$ is 300 L corresponding with 6.7 $R_{\rm on}$ for the active area. Owing to partial depletion of the epi-layer, $R_{\rm on}$ increases at 300 V s-sub to 450 L and I max (10V d-s) becomes 18mA. For a variant according to fig. 2 with a p-ring and 10 μ m local windows $R_{\rm on}$ was found to be 450-600 L .




fig.9. LDMOS on-characteristics.

Experiments in plastic encapsulation showed good stability in dry ambient at 150°C. In wet ambient instabilities are sometimes observed at the drain. Simulation with a field plate at V or 1 µm nitride on top of the structure indicated the drain configuration of fig. 4 to be poor; a field plate overlapping the nt drain edge is sufficient.

EXTENDED DRAIN PHOST

In the same process a complementary high-voltage extended drain PMOST (EPMOST) has been made; the extension is pinched between the epi-layer and a stepped field plate connected to source or gate (cf. ref.7). For better gradual pinching and less Early effect in the PMOS channel, a buried n⁺ layer is applied locally as shown in fig. 10. Source and back gate are




Fig.10. Extended drain PMOST structure.

situated on the right, drain and p- extension on the left. The effective channel length is about 11 µm, but lower values with more Early-effect are possible. A computer calculation with 300V on source and gate shows equipotential and equifield lines (figs. 11 and 12); the maxi-




Fig.11. EPMOST equipotential lines at V s, g-d, sub=300V; per step 30V, step 1=0V.




Fig.12. EPMOST equifield lines at V s, g-d, sub=300V; per step 5V/µm, step 1=5V/µm.

mum field of 23V/µm does not cause breakdown. An actual EPMOST is shown in Fig. 13; the p drain is in the centre and the n backgate contact on the outside of the de-




Fig. 13. EPMOST with central drain and gate, source and back gate 3/4 around; the back gate acts as a stopper; scale as fig. 7.




Fig.14. EPMOST BV drain-to-source; the substrate is connected to the drain.

vice acts as a stopper for parasitic PMOS action

The measured drain-to-source breakdown is shown in fig. 14 to be 280V; this breakdown occurs at the small-radius end of the drain. The active gate width is about storms: V-1.5V, g max (10V)=1.4mA/V and Ve=7µA/V R is 900 \(\Omega\), corresponding with 30\(\Omega\)max for the active erea.

CONCLUSION

By using a modification of the "doubleacting resurf" principle, a lateral DMOST for 300V analog applications can be integrated with standard bipolar components. The use of a p- implanted layer allows interconnections to over 300V on 3 µm oxide. The same p-layer has been used in an extended drain PMOST of 280V.

ACKNOWLEDGEMENT

The author wishes to thank his colleagues for their stimulating co-operation and particularly W. Ruis and R. Bonne for preparation of the samples.

REFERENCES

- J.A. Appels, H.M.J. Vaes, Proc. IEDM, pp. 230-241 (1979)
 S. Colak, B. Singer, E. Stupp, IEEE El. Dev. Lett. EDL-1, pp. 51-53 (1980)
 S. Colak, IEEE Tr. El. Dev ED-28,
- pp. 1455-1466 (1981).
- 4) J.D. Plummer, J.D. Meindl, IEEE J. Sol. St. Circ. SC-11, pp. 809-817 (1976).
 5) J.D. Plummer, Proc. IEDM, pp. 70-74,
- (1980).
- 6) H.M.J. Vaes, J.A. Appels, Proc. IEDM,
- pp. 87-90 (1980).
 7) T. Okabe et al, IEEE Tr. El. Dev. E0-27, pp. 334-339 (1980).